Part Number Hot Search : 
P410AN 0LT1G PSMN1R 4DSC3R BUK76 M0FGS1 SC261 MSD601
Product Description
Full Text Search
 

To Download TDA5931-65 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 Video IF Amplifier and Demodulator with Full-SCART
TDA 5931-65
Bipolar IC
Features
q q q q
Multistandard video IF Interference suppression circuitry Mean/peak value control Area of application: TV set with Full-SCART
P-DIP-18
Type TDA 5931-65 Functional Description
Ordering Code Q67000-A5136
Package P-DIP-18
Video IF for all European standards for positive and negative modulation. The video section contains a Full-SCART interface. An output for the demodulated video signal (pin 9) allows the insertion of a sound trap into the signal path to the input or the SCART switch and the SCART output buffer amplifier (pin 7). The analog setting function (delayed AGC threshold) is controlled via a potentiometer, all other switch functions are controlled via open-collector transistors. Circuit Description The component includes a four-stage, capacitively coupled, symmetrically designed and controlled amplifier, a limiter with selection, and a mixer for quasi-synchronous demodulation of positive and negative modulated IF signals. In addition a video output amplifier and noise suppression circuitry are included. This output is used for generating the AGC voltage. The AGC for both modulation types has been realized as integral AGC with noise free peak and mean value detector (only for positive modulation). For SCART applications this output is switched a video source switch with two inputs (for the demodulator signal or SCART socket) and two outputs (SCART- and TV output). The demodulator output (pin 9) provides a video signal output level 3 dB higher than the level required for the operation of the TV set or to drive the SCART connector. Therefore it is possible to insert a sound trap in between this output and the input of the SCART switch (pin 7). The insertion loss of the sound trap has to attenuate the signal level at pin 9 by a factor 2/3 or 3 dB (AC and DC) to avoid distortions in the SCART switch. The delayed tuner AGC is generated by a threshold amplifier driven by the control voltage. The amplifier response can be controlled by means of an external potentiometer. (The increase of the tuner AGC voltage shall create a higher tuner gain = positive control).
Semiconductor Group
31
06.94
TDA 5931-65
Pin Functions Pin No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 Function Video IF input SCART switch A/W SCART input SCART input/output + VS supply voltage Positive video output Video output of the sound trap (2 Vpp) Ground Video input of the sound trap (3 Vpp) Demodulator tank circuit Demodulator tank circuit TV-standard switch-over (B/G) - (L) Low-pass filter (averaging) Tuner AGC threshold Tuner AGC output AGC-time constant Ground Video IF input
Semiconductor Group
32
TDA 5931-65
Block Diagram
Semiconductor Group
33
TDA 5931-65
Absolute Maximum Ratings TA = 0 to 70 C Parameter Sound trap input Demodulator output Demodulator output Supply voltage SCART A/W Pos. video output Pos. video output Demodulator tank circuit SCART OUT SCART OUT Tuner AGC threshold Tuner AGC output IF input IF control Norm switch-over Norm switch-over SCART IN Junction temperature Storage temperature Thermal resistance (system-air) Operating Range Supply voltage Supply voltage delayed tuner AGC Ambient temperature during operation Input frequency range - 3 dB Input frequency range - 0.3 dB Symbol min. Limit Values max. 8.5 V V mA V V mA V V mA V V V V V V V V C C K/W 3.3 0 -3 0 0 -3 0 0 -3 0 0 0 0 0 0 0 0 - 40 Unit
V7 V9 I9 V5 V2 I6 V6 V10/V11 I4 V4 V14 V15 V1/V18 V16 V12 V13 V3 Tj Tstg Tth SA
V5
10 13.2 6 5 8.5
V5
5
V5
6 10 6 8.5 6 6 6 150 125 70
V5 V15 TA fIF fIF
10.8 1.5 0 10 30
13.2 13.2 70 100 75
V V C MHz MHz
All voltage values are referenced to ground, if not stated otherwise. The current are identified according to the source/sink principle. If the IC considered a sink (the current flows from the respective pin to ground), it is identified by a negative algebraic sign. However, if the IC is the source (the current flows from VB via the respective pin to ground), it is identified by a positive algebraic sign. Semiconductor Group 34
TDA 5931-65
Characteristics TA = 25 C; VS = 12 V Parameter Symbol min. Static Characteristics Total current consumption AGC Voltage Min. AGC Max. AGC - I5 38.5 56 71.5 mA Limit Values typ. max. Unit Test Condition
V1/16 = 10 mVrms
V16 V16
0 2.6
0.1 2.85
0.5 6.0
V V
V1/16 = 45 Vrms V1/16 = 175 mVrms
AGC-Time Constant (by neg. modulation) Charge current (Imax:2) Discharge current Charge/discharge ratio
I16 - I16 V16
0.55 13 55
0.7 17 82
0.95 23 140
mA A
V16 = 2 V; V6 < 2.2 V V16 = 2 V; V6 > 2.8 V
AGC-Time Constant (by pos. modulation) Charge current Discharge current Discharge current Charge/discharge ratio
I16 - I16
- I16
1.1 0.15 70 4000
1.4 0.25 90 5600
1.7 0.35 110 9000
mA A A
V16 = 2 V; V6 4.1 V V16 = 2 V; 3.1 V < V6 < 4.1 V V16 = 2 V; V6 < 2.3 V
V16
Averaging by Pos. Modulation White level Zero carrier level Tuner AGC threshold
V13 V13 V14 I14 V16 V16
4.9 3.3 4.2 650 2.8 0.33
5.7 3.7 4.5 850 3.1 0.38
6.5 4.1 4.8 1050 3.4 0.43
V V V A V V
V1/18 = 10 mVrms V1/18 = 0 V; V16 = 3 V R14/17 = V14 = 0 V R14/17 = 10 k R14/17 = 10
I5 = Imax:2
The characteristics data apply to the supply voltage range VS stated or in case of alignment to the alignment instructions (see page 40). All static voltages are referenced to ground if not stated otherwise. The input levels are given as rms values referenced to synchronous peak fPC = 38.9 MHz.
Semiconductor Group
35
TDA 5931-65
Characteristics (cont'd) Parameter Tuner AGC current max. 1 ms Symbol min. - I15 10 Limit Values typ. 18 max. 30 mA Unit Test Condition
- I15
0
-
10
A
V15 = 0.5 V5 V1/18 = 100 mVrms V14 = 0.75 V V15 = 0.5 V5 V1/18 = 10 mVrms V14 = 4.0 V
IF input Demodulator tank
V1, V18 V10, V11
5.7
6.0
6.3
V V
V5 -
3.5
V5 -
3.8
V5 -
4.1
Video Output (Demodulator) Output current Output current Sychron level Sound Trap Input Sychron pulse level White level - I9 1.9 4 5.2 2.6 3.3 mA mA V
V9 = 6 V, V1, 18 =
carrier no-demod. to ground V1/18 = 10 mVrms
I9 V9
5.6
6.2
V7 V7
3.3
3.7 5.7
6.0
V V
Signal ratio V9/7 = 3/2 Signal ratio V9/7 = 3/2 V1/18 = 0 V; V16 = 3 V 0 V > V2 > 2.4 V
Pos. Video Output Output current Pos. modulation (L standard) White level Zero carrier (sync.) Neg. modulation (BG standard) Synchron pulse level Zero carrier
- I6 I6
1.7 4
2.2
2.7
mA mA
V6 = 6 V
to ground via R = 500 see Sound Trap Input V1/18 = 10 mVrms V1/18 = 0 V; V16 = 3 V
V6 V6 V6 V6
3.9 1.9
4.2 2.2
4.9 2.7
V V
1.9 4.1
2.2 4.4
2.7 5.1
V V
V1/18 = 10 mVrms V1/18 = 0 V; V16 = 3 V
Semiconductor Group
36
TDA 5931-65
Characteristics (cont'd) Parameter Symbol min. Neg. SCART Output Output current Limit Values typ. max. Unit Test Condition
- I4 I4
1.6 4
2
2.6
mA mA
RL = ; see Sound
Trap Input V4 = V5 to ground via R = 500 V1/18 = 10 mVrms V1/18 = 0 V; V16 = 3 V
Pos. modulation (L standard) White level Zero carrier (sync.) Neg. modulation (BG standard) Synchron pulse level Zero carrier Pos. SCART Input 4 Clamp level Output current Switching Voltage L = L/E standard H = B/G standard o. open Switching Voltage Open = SCART operat. H = SCART operation L = HF operation
V4 V4 V4 V4
V5 - 5.3 V5 - 5.0 V5 - 4.3 V V5 - 3.2 V5 - 2.9 V5 - 2.5 V V5 - 3.2 V5 - 2.9 V5 - 2.5 V V5 - 5.5 V5 - 5.2 V5 - 4.6 V
V1/18 = 10 mVrms V1/18 = 0 V; V16 = 3 V
V3 I3
1.8 3
1.9
2
V mA
via R = 270 k at ground V3 = 1.2 V
V12 V12
0 2.4
1.9 6
V V
V2 V2 V2
2.4 0
6 1.9
V V
Dynamic Characteristics Min. IF-input voltage start of internal AGC operation f PC rms Max. IF-input voltage (end of internal AGC-control range) f PC rms IF-control range
V1/18
45
60
V
6 Vpp - 1 dB
V1/18
v
105 65
140 70
mV dB
6 Vpp - 1 dB
Semiconductor Group
37
TDA 5931-65
Characteristics (cont'd) Parameter Symbol min. Limit Values typ. max. Unit Test Condition
Video output voltages (peak to peak) f PC = 10 mVrms with neg. modulation and residual carrier = 10%; with neg. modulation and residual carrier < 6% Pos. video output changes related to TV-standard switch over Change due to operating voltage Neg. SCART output Changes of the video output voltage over the control range of 55 dB Video gain 1.5 3 2.3 0.5 % Vpp dB
V6
1.8
V6
2.0 2
2.2 5
Vpp %
0 V < V2 < 1.9 V 0 V < V12 < 1.9 V; 0 < V2 < 1.9 V 2.4 V < V12 < 6 V V6/V5 10.8 V < V5 < 13.2 V
V4
V6
1.9
2.1 0.2
RL =
V6/V3
1.9
2.0
2.1
RG < 500 ; 2.4 < V2 < 6 V; V3 = 1 Vpp (2 MHz)
MHz dB 2.4 < V2 < 6 V; V3 = 1 Vpp sinus 0 < V2 < 1.9 V; V1/18 = 0 V; V16 = 3 V; V3 = 1 Vpp sinus 50 Hz ... 10 MHz
Video bandwidth Cross talk attenuation
P6/3-3dB A
8 40
9 50
Design Notes (no 100% final test) Input resistance (symmetrical) Input capacitance (symmetrical) Low pass cut-off Pos. video output white level Synchron pulse level frequency Video input voltage 3 dB at RG < 500 Semiconductor Group
R1/18 C1/18
1.5
2 2 100
2.5 5 130
k pF Hz
f- 3 dB (13) 70
C13/17 = 100 nF 10%
2.4 < V2 = 6 V; (SCART operation) V3 = 1 Vpp norm video signal V3 = 1 Vpp norm video signal
V6 V6 V3
3.9 1.9
4.2 2.2 1
4.9 2.7
V V Vpp
38
TDA 5931-65
Characteristics (cont'd) Parameter Symbol min. Limit Values typ. max. Unit Test Condition
Intercarrier noise voltages ratio (weighted according CCIR 468) with parallel tank circuit 38.9 MHz, SAW 361 D, fTT = 5.5 MHz (- 13 dB), demod.: TBA 120
S/N S/N
FuBk - test picture FuBk - test picture - S/N - S/N 2
48 17 dB 11
dB dB
dB
V1/18 = 10 mVpp FuBk mod. V1/18 = 10 mVpp 2.753 MHZ mod. with detuning f = - 400 kHz with detuning f = + 400 kHz
Dyn. Output Resistance Pos. video output Neg. video output Noise figure V1/18 = - 57 dBm = + 50 dB V RG = 800 Video noise voltage ratio at
R6 R4 F
80 100
115 150 5
150 200 7
dB
BT = 10 mVrms
0 dB = 700 mVrms BA unweighted weighted according to CCIR Rec. 567-1 Video Frequency Response - 3 dB - 12 dB
S/N S/N
50 55
55 60
dB dB
B3 dB B- 12 dB
8 15
10 17
13 20
MHz MHz
Residual Carrier Voltage at Video Output
fPC = 10 mVr ms 38.9 MHz Fundamental wave 1. harmonic wave f = 77.8 MHz
V6 V6
3.0 0.3
6.0 0.6
mV mV
Semiconductor Group
39
TDA 5931-65
Characteristics (cont'd) Parameter Symbol min. Limit Values typ. max. Unit Test Condition
Differential Gain with fPC = 10 mV (staircase signal) Peak to Peak According to CCIR Rec. 567-1 Staircase signal Changes via AGC Changes via detuning fPC = 38.9 MHz; f 400 kHz
DG DG / v DG / f
4.5
6 1 1.5
% % %
Differential Phase with fPC = 10 mVrms (staircase signal) Peak to Peak According to CCIR Rec. 567-1 Staircase signal Changes via AGC Changes via detuning fPC = 38.9 MHz; f 400 kHz Interdemodulation Ratio With fIM = 1.07 MHz = fTT - fFT With BT = 10 mVeff With sound porch - 13 dB aIM With sound porch - 13 dB aIM With sound porch - 13 dB aIM Demodulator Tank Circuit Voltage
DP DP / v DP / f
2
2.5 1 1
degree degree degree
32 54 51
38 60 57
- - -
dB dB dB
OFW G 3950 OFW 361D OFW G 1956
fPC = 38.9 MHz; C = 47 pF L = 350 nH 100 Q0 120; Q8 60; B 0.8 ... 1.0 MHz
Synchron pulse
V10/11
300
450
600
mVpp
VSync/V6
5
%
Semiconductor Group
40
TDA 5931-65
Alignment Instructions At a video carrier input level of V1/18 = 4 mVrms, fPC = 38.9 MHz and a superimposed AGC voltage of V16 = 1.5 V the tank circuit is aligned that way, that at the positive video output the demodulated video signal 6 Vpp is at its maximum. As a modulation every sufficient video test pattern can be used. Then the superimposed AGCcontrol voltage at pin 16 is reduced until the video signal has an amplitude of approx. 2 Vpp. The video signal is then fine tuned for its maximum. The adjustment is not critical due to the wide maximum. The adjustment can also be performed regarding intercarrier signal to noise ratio, differential gain or 2T-pulse response.
Semiconductor Group
41
TDA 5931-65
Test Circuit
Semiconductor Group
42
TDA 5931-65
Application Circuit
Semiconductor Group
43


▲Up To Search▲   

 
Price & Availability of TDA5931-65

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X